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Hot-carrier reliability of n-channel metal-oxidesemiconductor field-effect transistors (n-MOSFETs) has been investigated extensively since it is a major reliability concern as devices are scaled.
1-3 Linear-region drain current (I dlin ) or saturation-region drain current (I dsat ) is frequently monitored to quantify the impact of hot-carrier-induced damage on characteristics of the device. I dlin is usually measured under gate voltage (V g ) equal to supply voltage (V dd ), and drain voltage (V d ) equal to 0.1 V. I dsat is characterized by V g ϭV d ϭV dd . Traditionally, I dlin exhibits more severe degradation and is usually used as a monitor of worst-case degradation. I dsat degradation, however, has been shown to correlate with circuit speed degradation better. 4 Since devices in a circuit experience various V d during gate switching, it is useful to study the behavior of drain current degradation Fig. 1 . The results show that I dlin and I dsat degradation can be described by a power law, ⌬I d /I d ϭAt n , for both kinds of devices. However, the results in Fig.  1 also indicate that the difference between the magnitude of I dsat degradation and I dlin degradation is less for the device fabricated using 0.18 m technology. This trend is more evident, as seen in Fig. 2 . The ratio of I dsat degradation to I dlin degradation for the devices in Fig. 1 is around 0.7 and 0.4 for 0.18 and 0.25 m technology, respectively.
To examine this phenomenon, hot-carrier-induced ⌬I d /I d as a function of characterization of V d for the devices in Fig. 1 under stress for 50 min is analyzed and shown in Fig. 3 . Also, the data for a Lϭ0.24 m device fabricated using 0.18 m technology stressed for 50 min under V d ϭ3.1 V and V g at peak I sub is included in Fig. 3 for comparison. As shown in Fig. 3 , a monotonical decrease in ⌬I d /I d ͑this trend is consistent with data published in the past 5, 6 ͒ is observed for the Lϭ0. 24 
where L it is the length of the damage region, qN it is the number of charged interface states, occurs (V dp ) as depicted in the inset of Fig. 3 . To explain the increase in V dp for devices fabricated using 0.18 m technology, the effect of an increase in characterization of V d on ⌬Q inv /Q inv was examined. , resulting in greater ⌬Q inv /Q inv and higher V dp . Note that any smaller value of (V g ϪV T ) may not necessarily produce higher V dp because ⌬qN it /qN it is also a function of V g and V d such that the condition ͉⌬Q inv /Q inv ͉Ͼ͉⌬qN it /qN it ͉ may not always hold.
To probe this observation further, the Lϭ0.24 m device fabricated using 0.18 m technology were stressed for 50 min under V d ϭ3.1 V and V g at peak I sub with various temperatures and V b . According to the results of stressing, the stress condition to produce higher V dp and its effect on ⌬I d /I d vs V d characteristic can be analyzed. It was found that devices stressed at higher temperature and forward body bias produce higher V dp and a flatter ⌬I d /I d vs V d characteristic as seen in Fig. 4 . This result can be explained by the following three reasons. First, the damage region is located further away from the drain under high temperature stressing. 8 Second, devices stressed under forward body bias can produce a wider damage region because carriers obtain higher energy through the process of Auger recombination. 9 Due to these two effects, less qN it is affected by lowering of the quasi-Fermi level and ͉⌬qN it /qN it ͉ is relatively smaller. Third, devices operated under higher temperature result in shorter VSR. 6 At a fixed value of I dlin degradation, a shorter VSR would produce greater I dsat degradation because the masking effect of VSR is reduced. Such an effect further results in a flatter
Because higher V dp is concurrent with a flatter Fig. 4 , it is interesting to examine the relationship between the magnitude of V dp and the ratio of I dsat degradation to I dlin degradation. Figure 5 shows the results for 29 devices fabricated using 0.18 m technology stressed for 50 min at various V d , V g , V b , and temperatures. A clear trend is seen that higher V dp results in a ratio that is closer to unity even if the stress condition is varied. In other words, the magnitude of I dsat degradation would converge to the magnitude of I dlin degradation when V dp is higher.
In summary, the convergence of hot-carrier-induced I dsat degradation and I dlin degradation was observed in n-MOSFETs fabricated using 0.18 m technology. Devices stressed at higher temperature and forward body bias exhibit a flatter ⌬I Relationship between V dp and the ratio of I dsat degradation to I dlin degradation for n-MOSFETs fabricated using 0.18 m technology stressed under various V d , V g , V b , and temperatures. This ratio is closer to unity as V dp increases.
